We present experimental and modeling results on the gate-length dependence of the maximum current that can be achieved in GaN-based heterostructure field-effect transistors ͑HFETs͒ and metal-oxide-semiconductor HFETs ͑MOSHFETs͒. Our results show that the factor limiting the maximum current in the HFETs is the forward gate leakage current. In the MOSHFETs, the gate leakage current is suppressed and the overflow of the two dimensional electron gas into the AlGaN barrier region becomes the most important factor limiting the maximum current. Therefore, the maximum current is substantially higher in MOSHFETs than in HFETs. The measured maximum current increases with a decrease in the gate length, in qualitative agreement with the model that accounts for the velocity saturation in the channel and for the effect of the source series resistance. The maximum current as high as 2.6 A/mm can be achieved in MOSHFETs with a submicron gate. Recently several groups, including ours, have reported on high-power microwave AlGaN/GaN based heterojunction field-effect transistors ͑HFETs͒. The dc saturation drain current I DS is a key parameter controlling the maximum output rf power. This current I DS increases with positive gate voltages until it reaches its maximum value, I DSM . However, for conventional AlGaN/GaN GaN HFETs, gate voltages in excess of ϩ1.2 V result in excessive leakage current, which limits I DSM , decreases the transconductance, and increases the noise. To avoid this, we proposed and demonstrated AlGaN/GaN metal-oxide ͑MOSHFET͒ 1 and metalinsulator heterojunction field effect transistors ͑MISHFET͒.
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In a MOSHFET or MISHFET, gate voltages as high as ϩ10 V could be applied. This resulted in about 100% increase in the I DS value with respect to the zero gate bias value. The gate leakage, however, remained well below 1 nA/mm. 2, 3 We have also reported on the fabrication of a power switch using the AlGaN/GaN MOSHFET. 3 A switching power density as high as 7.5 kW/mm 2 was reported. This maximum power density of such a switch is also proportional to I DSM . We now present a study to determine the mechanisms that limit the maximum achievable value of I DSM for AlGaN/GaN HFETs and MOSHFETs.
There are several factors affecting the magnitude of I DSM in HFETs and MOSHFETs. While in the devices with a long gate the drain saturation current depends on the electron mobility, in short gate devices, the electron velocity under the gate saturates, which limits the maximum current. The forward gate current, which increases exponentially as a function of gate bias, becomes a significant factor limiting the channel control at high positive gate biases in HFETs. In order to limit the gate leakage current, in many practical cases the HFET devices operate at the gate voltages ranging between the threshold and value slightly above zero. Also, at high sheet densities, electrons spill over from the twodimensional ͑2D͒ channel into the barrier layer where the electron mobility is very low. This electron spillover limits the maximum sheet carrier density in the channel and, as a consequence, the maximum current. The model describing this mechanism of current saturation was developed in Ref. 4 . Another limiting factor might be the current saturation in the ungated regions between the ohmic contacts and the gate. As mentioned above, the MOSHFETs and MISHFETs do not have the gate current limitation, and, therefore, as shown in this letter, have a substantially larger value of I DSM .
The epilayers for the HFETs and MOSHFETs of this study were fabricated over SiC substrates using low-pressure metal organic chemical vapor deposition at 76 Torr. Our growth process involves using trace amounts of In in all the layers, which substantially improve materials quality. The room temperature Hall mobility and sheet carrier density were 1000 cm 2 /V s and 6ϫ10 12 cm Ϫ2 . Both device types were fabricated on adjacent areas of the same wafer. HFET and MOSHFET devices were fabricated using Ti͑200 Å͒/ Al͑500 Å͒/Ti͑200 Å͒/Au͑1500 Å͒ for source and drain contacts, which were annealed at 850°C for 1 min in nitrogen ambient. Pt/Au Schottky gates ranged in the lengths from 1 to 80 m. A reactive ion etched mesa was used for the device isolation. For MOSHFET devices, a thin 7-nm-thick layer of SiO 2 was deposited on a part of the wafer prior to the gate metallization. A more detailed description of this fabrication procedure can be found in Ref. 5 . In order to reduce selfheating effects, the devices with relatively low sheet carrier density ͑and the peak saturation currents below 1 A/mm͒ were selected for these comparative studies. For the same reason, the measurements of maximum saturation currents were done using 1 sec pulsed bias.
In order to establish the effect of the gate length L G on I DSM the L G value in the devices studied varied from 1 to 80 m. Figure 1͑a͒ shows the transfer characteristics for different gate length HFETs measured at the drain voltage sufficient to shift the operating point into saturation regime. ure 1͑a͒ also shows the gate bias dependence of the gate current in the saturation regime.
As seen, the I DSM values increase with a decrease of L G . For all gate lengths, the gate voltage corresponding to the maximum of I DS in the HFETs also corresponds to the sharp increase of the gate leakage current. This indicates that the mechanism responsible for the I DS saturation at high gate bias is the gate leakage current. This explains why the measured values of I DSM for the HFETs at high gate bias are substantially smaller than those predicted by our model 4 as discussed later. We have calculated the internal values of the gate voltage corresponding to maximum current values I DSM for different gate length HFETs using
where V GS is an external ͑measured͒ value of the saturation gate bias and R S is the series resistance of the source-gate opening L GS . The value of V MS extracted this way from the characteristics of Fig. 1͑a͒ was found to be V GM Ϸ1.7 V, nearly independent of L G . This value is very close to that found from our 2D simulations as the value when a significant gate current starts to flow in the HFETs ͑these simulations were done using G-PISCES transistor simulator. 6 ͒ In the MOSHFETs, in which the gate leakage is suppressed, the 2D electron spillover into the AlGaN barrier becomes a limiting mechanism. According to the model developed in Ref. 4 , this electron spillover occurs at the source edge of the gate and at a certain value of the gate voltage V GM that depends on the shape of 2D channel and Fermi level position. Due to this, the value of V GM Ϸ5 V extracted from the measurements for MOSHFETs differs significantly from that for HFETs. A larger gate-channel separation in MOSHFET also contributes to a higher value of V GM for MOSHFETs. The I -V characteristics for MOSHFET devices are shown in the Fig. 1͑b͒ . An important difference is that both the saturation gate voltage and the magnitude of saturation current for these devices are higher than those for HFETs. Gate leakage currents were negligibly small for MOSHFET devices ͑in low nanoampere range͒ and hence are not shown in Fig. 1͑b͒ .
In Fig. 2 we show the gate length dependence of the HFET and MOSHFET zero gate bias (I DS0 ) and maximum (I DSM ) saturation currents from the experimental data of Figure 1 and from the analytical model proposed in Ref. 4 :
͑2͒
for the zero gate bias saturation current I DS0 and
for the I DSM . In these expressions, V T is the threshold voltage ͑V T ϭϪ3 V for HFETs and Ϫ5 V for MOSHFETs͒,
where C i is the gate-channel capacitance per unit area, is the electron mobility in the channel, and s is the electron saturation velocity. The values of series resistance R s were extracted from the ͑TLM͒ measurements. The best fit for the saturation currents at zero gate bias, I DS0 , results in electron mobility in 2D channel Ϸ1000 cm 2 /V s ͑quite close to the value of Ϸ1000 cm 2 /V s from the Hall measurements͒ and electron saturation velocity s ϭ1.3ϫ10 7 cm/s. The same parameters along with experimentally found values of V GM were used to fit the data for maximum currents I DSM ͓Eq. ͑3͔͒. As seen, using these parameters the analytical expressions describe well the maximum saturation current in both HFETs and MOSHFETs with the gate length L G у10 m. However, for short gate HFETs (L G ϭ1 m) Eq. ͑3͒ predicts much higher values of I DSM than the experimental data. As mentioned above, we explain this difference by the effect of the forward gate current at high positive values of V G . For MOSHFETs the results of Eq. ͑3͒ match better the experimental data for I DSM , however, the theory still predicts higher values of I DSM . This we believe is due to the fact that Eq. ͑3͒ assumes uniform distribution of lateral electric field in the channel under the gate, which is not true. As seen from Fig. 2 MOSHFETs allow for significantly higher maximum saturation currents compared to the HFETs. Consequently, the maximum electron concentration achievable in the 2D channel of MOSHFETs is higher than that in HFETs and is only limited by the electron spillover. This means that still higher values of the maximum current can be achieved in the MOSHFETs by increasing the Al molar fraction ͑see, for example, Ref. 7͒. Such increase can be achieved by using quaternary wide band gap layers as suggested by our Strain Energy Band Engineering approach. 5 In the limit of very short gate length the maximum current available from the transistor can be found from Eq. ͑3͒ at L G ϪϾ0
This equation results in the values of I DSM Ϸ1.9 A/mm for HFETs and I DSM Ϸ2.6 A/mm for the MOSHFETs used in our experiments. Since low current devices were deliberately used for these measurements, the MOSHFET maximum saturation currents can be substantially higher for the devices with a higher equilibrium sheet electron density.
The role of source-gate and gate-drain openings was studied using ungated transmission line model ͑TLM͒ patterns with the spacing between ohmic contacts from 2 to 20 m. The measurements were done for AlGaN/GaN and SiO 2 /AlGaN/GaN TLM structures that correspond to HFET and MOSHFET devices, respectively. The saturation current for these patterns is shown by dashed lines in Fig. 2 . As expected, these currents are independent of the spacing, however, for the structure covered with the SiO 2 layer the value of saturation current is higher than that for uncovered TLM structure. This can be explained by a higher sheet density of 2D electrons in the channel covered with SiO 2 . The most important observation is that the saturation currents from the TLM patterns were found to be lower than those of MOSH-FET and HFET devices. This means that the source-gate and gate-drain openings in FET configurations are capable of sustaining higher current densities than the ungated 2D channel with just two ohmic contacts. One possible reason for that could be the additional strain in the AlGaN/GaN structure induced by positive gate voltage. As we proposed recently, 8 this strain should result in additional electron accumulation in the source-gate and gate-drain openings. More detailed study of this effect is ongoing.
To establish the effect of electron spillover into AlGaN barrier on the device rf behavior, we have extracted the values of rf transconductance G M for MOSHFETs at high gate bias from small-signal measurements in the frequency range 1-10 GHz. As shown in Fig. 3 , these values of transconductance ͑at 2 GHz͒ coincide with those obtained from dc measurements, hence, no degradation of rf transconductance at high gate bias was observed. This can be understood by noting that electron spillover only limits the carrier concentration in the 2D channel, however the maximum current is still determined mainly by the electrons moving with the saturation velocity through the drain edge of the gate.
In conclusion, we have demonstrated that maximum achievable saturation current is substantially higher in MOSHFETs than in HFETs and increases with a decrease in the gate length. Maximum current above 2.6 A/mm can be obtained from the submicron gate MOSHFET devices, which makes them extremely attractive for high power applications. 
